

FIG. 1





FIG. 2

**FIG. 3**

400

4/39




FIG. 4




FIG. 5




FIG. 6

Mandatory Parameter





FIG. 7

TYPE	SIZE OF OPTIONAL PARAMETER	OPTIONAL PARAMETER
------	----------------------------------	--------------------

800 ↗

FIG. 8



900 **FIG. 9**




FIG. 10




FIG. 11




FIG. 12





FIG. 13



ADAPTER QUEUE DATA STRUCTURE

902

BASE ADDRESS POINTERS	SIZE
MANDATORY AND OPTIONAL PARAMETERS	USER SPACE (POINTER TO VOID)

DUPLICATE QUEUE DATA STRUCTURE

904

POINTER TO VA	SIZE
VOID POINTER	

FREE QUEUE DATA STRUCTURE

906


POINTER TO VA	SIZE
---------------	------


LEAKY QUEUE DATA STRUCTURE

908

POINTER TO VA	SIZE
VOID POINTER	

FIG. 15

**FIG. 16**






FIG. 18





FIG. 19

**FIG. 20**




FIG. 21


TYPE = VLAN	SIZE OF OPTIONAL PARAMETER = 4 bytes	12 bits VLAN 3 bits of PRIORITY 1 bit CFI 2 bytes of RI
----------------------------	---	--

▼ 2202


TYPE = PRI	SIZE OF OPTIONAL PARAMETER = 4 bytes	3 bits of PRIORITY
---------------------------	---	---------------------------

▼ 2201

FIG. 22



2301



2302

FIG. 23




FIG. 24




Fig. 25





Fig. 26

**Fig. 27**




Fig. 28A

196

CSB

TX_RD_PTR0
TX_RD_PTR1
TX_RD_PTR2
TX_RD_PTR3
STAT_WR_PTR0
STAT_WR_PTR1
STAT_WR_PTR2
STAT_WR_PTR3
INT0_COPY

Fig. 28B

132

REGISTERS

RX_RING[3:0]_BASE
TX_RING[3:0]_BASE
RX_RING[3:0]_LEN
TX_RING[3:0]_LEN
TX_WR_PTR[3:0]
RX_WR_PTR[3:0]
STAT_RING[3:0]_BASE
STAT_RING[3:0]_LEN
RX_BUF_LEN
CSB_ADDR

Fig. 28C




Fig. 28D




Fig. 28E




Fig. 28F






Fig. 28G

**Fig. 28H****Fig. 28I**




Fig. 29A




Fig. 29B




Fig. 29C




Fig. 29D




Fig. 29E




Fig. 30A




Fig. 30B

250 →

FIELD NAME	Created by Host	Modified by ESP	Encrypted	Covered by ESP Authentication	Added by Controller
Preamble					x
Start of Frame Delimiter					x
MAC Header	x				
IP Header	x				
ESP Header	x			x	
Payload Data	x	x	x	x	
Padding	x	x	x	x	
Pad Length	x	x	x	x	
Next Header	x	x	x	x	
Authentication Data	x	x			
Frame Check Sequence					x

Fig. 31A

252 →

FIELD NAME	Created by Host	Modified by AH Module	Covered by AH Authentication	Added by Controller
Preamble				x
Start of Frame Delimiter				x
MAC Header	x			
IP Header	x		x	
AH Header	x	x	x	
Other Headers	x		x	
Payload Data	x		x	
Frame Check Sequence				X

Fig. 31B

254 →

PHCKSM FOR IPv4	
32-BIT IP SOURCE ADDRESS	
32-BIT IP DESTINATION ADDRESS	
ZERO	PROTOCOL
TCP TOTAL LENGTH	

Fig. 31C

256 →

PHCKSM FOR IPv6	
128-BIT IP SOURCE ADDRESS	
128-BIT IP DESTINATION ADDRESS	
16-BIT TCP TOTAL LENGTH	
ZERO	PROTOCOL

Fig. 31D

The diagram illustrates the architecture of an IPSEC system (102a). The system is enclosed in a dashed box labeled 102a. It includes the following components and connections:

- 802.3 MAC (122)**: Connected to the **RX PARSE** block (144) and the **RX IPSEC PROC** block (150).
- RX PARSE (144)**: Receives data from the 802.3 MAC and outputs to the **RX KEY FETCH** block (262) and the **RX IPSEC PROC** block (150).
- SA LOOKUP (146)**: Connected to **SPI MEMORY (270)** and **SA MEMORY (140)**. It receives input from the **RX PARSE** block (144) and outputs to the **RX KEY FETCH** block (262) via a queue (148).
- RX KEY FETCH (262)**: Connected to **SA MEMORY (140)**. It receives input from the **SA LOOKUP** block (146) and outputs to the **RX IPSEC PROC** block (150) via a queue (152).
- RX IPSEC PROC (150)**: Receives data from the **RX PARSE** block (144) and the **RX KEY FETCH** block (262). It outputs to the **BUS I/F UNIT (104)** via a queue (116).
- BUS I/F UNIT (104)**: The final output of the IPSEC system.

Fig. 33




Fig. 34A




Fig. 34B





Fig. 34C

**Fig. 34D**